

ABSTRACT

1 An error correction scheme for transmission of electronic data using an in-line
2 error correction where there are no explicit wires for error correction code (ECC) bits. A
3 method for in-line error detection and correction is described which uses 0 to k wires, and
4 symbols 0 to n , where information bits and symbols are sent along wires 0 to k . Before
5 sending an information block along wires 0 to k , check bits are calculated from the
6 information bits, wherein the check bits are made up of horizontal parity, extended parity
7 and overall parity of the information. The check bits are sent along wires 0 to k , using the
8 same wires as for the information bits.